Abstract-As-deposited Ni/SiC Schottky diodes often show nonideal forward conduction characteristics. The ideality can be improved by the formation of a nickel-silicide/SiC interface by annealing at >650°C. The nonideal characteristics in as-deposited diodes are generally attributed to Schottky barrier inhomogeneity at the interface. However, recent studies show that highly nonideal characteristics (n > 1.2) cannot be explained by the existing inhomogeneity models. In this paper, we report the observation of hysteresis patterns in the I-V and CV characteristics of as-deposited nonideal diodes. It is argued that the existence of evenly distributed slow, donor-like interface traps can explain the hysteresis and the associated Schottky nonideality. A trap density of 10 8 -10 10 cm −2 was estimated from the I-V and CV hysteresis.
IV is related to the true barrier height b (V ) as
The ideality factor (n), although mathematically convenient, does not provide any physical insight into the bias dependence of the barrier height. The linear bias-dependence model described by (3) was originally based on the assumption that the presence of an interfacial layer between the metal and the semiconductor that accounts for an additional voltage drop in the device [2] . Although the existence of an interfacial layer can be ruled out in well-terminated/intimate interfaces, (3) adequately describes the I -V characteristics of a vast variety of Schottky diode characteristics.
Attempts to model the nonideal characteristics without invoking a hypothetical interfacial layer led to theories involving the spatial inhomogeneity of the barrier height across the Schottky contact area. A widely used model for Schottky barrier inhomogeneity is the Tung model [4] , [5] , which considers the electrical interaction between nanoscopic patches of different barrier heights in the interfacial region, rendering a bias-dependent effective barrier height. It has, however, been shown that the model is applicable for SiC Schottky diodes with ideality factor n < 1.2, beyond which it produces unphysical diode parameters. For the highly nonideal behavior, such as n > 1.2 or double-barrier characteristics, morphological defects and/or interface traps are assumed responsible [6] [7] [8] . Especially, the double-barrier characteristics in SiC Schottky diodes were correlated with the presence of extended defects and/or defect clusters [9] [10] [11] . On the other hand, the surface-sensitive Schottky barrier characteristics [12] [13] [14] and the improvement in ideality with silicide formation by annealing [6] , [14] [15] [16] strongly implies at nonideal interface effects.
In this paper, we report the experimental observation of hysteresis in the I -V and CV characteristics of highly nonideal (n > 2) as-deposited Ni/4H-SiC Schottky diodes. We show that the ideality factor of these diodes assume different values depending on the voltage sweep direction. We argue that the hysteresis in the diode characteristics indicates 0018-9383 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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the presence of uniformly distributed donor-like interface states/traps at the Schottky interface, the density of which determines the ideality of the forward I -V characteristics.
It is also experimentally shown that annealing the contacts at temperatures >650°C renders near-ideal (n < 1.1) diode characteristics with no hysteresis. We argue that this result is a consequence of the silicidation of the interface, which consumes the interface layer containing the traps. An upper limit for the trap density is estimated by analytically determining the bias dependence of the barrier heights resulting from an interface electric field lowering induced by the dynamic trapping effect at the interface. However, it is important to note that although this paper experimentally and analytically demonstrates a trap-induced mechanism by which diode nonideality arises, it does not point out the source or origin of the interface trap centers.
II. EXPERIMENT The Ni/4H-SiC diodes were formed on 4H-SiC layers homoepitaxially grown by chemical vapor deposition in a hot-wall reactor. The epigrowth was performed on 2 cm × 2 cm pieces cut out of commercially available 4°o
ffcut Si-face 4H-SiC substrate wafers. The results presented in this paper were obtained from Schottky diodes fabricated on a 25-μm thick 4H-SiC epilayer with an n-type doping density of 3 × 10 14 cm −3 . Twenty one Schottky diodes with three different diameters-100, 150, and 250 μm were characterized for this paper. The experiments were repeated on Schottky contacts deposited on eight other epilayer samples with carrier concentration ranging from 10 14 to 10 16 cm −3 . On each epitaxial wafer, a batch of 21 or 42 diodes were characterized and the I -V and CV results were found reproducible with similar statistical distribution of barrier heights across the wafer.
Prior to the deposition of the Schottky contacts, the epilayer surface was cleaned by the standard RCA procedure and dry oxidized at 1100°C for 4 h. The thermal oxide was removed by a dilute (1:10) HF solution. A 120-nm Ni film was deposited on the backside of the sample (the C-face) by e-beam evaporation and annealed at 1000°C for 120 s to form the ohmic contact. Schottky diode areas were defined by standard photolithography and the Schottky contact was formed on the Si-face (0001) by e-beam evaporation of Ni (∼90 nm) at a base pressure of 2 × 10 −6 torr. Prior to the Schottky metal deposition, the wafer was dipped into a buffered oxide etchant solution to remove any residual oxide present on the surface. The postdeposition annealing of the contacts was performed by rapid thermal annealing (RTA) in Ar environment for 60 s at three different temperatures-450°C, 650°C and 800°C.
The electrical characterization was performed using a Keithley 2410 sourcemeter. High frequency CV characterization was performed using a Keithley 590 CV system at 100 kHz with a dc bias similar to that used in the I -V characterization.
As the study uses only the forward bias data, no edge termination was used to reduce current leakage and electric field crowding along the diode edges under reverse bias. 
TABLE I EFFECT OF ANNEALING ON THE DIODE I -V CHARACTERISTICS
Nevertheless, the diodes showed breakdown voltages exceeding 1 kV.
III. RESULTS AND DISCUSSION

A. I -V Characteristics 1) As-Deposited Characteristics:
The as-deposited Schottky diodes showed highly nonideal forward I -V characteristics with ideality factor values close to 2. Two types of I -V characteristics were observed: 1) single-and 2) doublebarrier characteristics, as shown in Fig. 1(a) . The single-barrier characteristics, despite having an ideality factor close to 2, showed a tight distribution of I -V parameters, as shown in Table I . This type of distribution was also observed in [14] in the as-deposited Ni/SiC interface. On the other hand, the double-barrier characteristics showed widely varying excess current characteristics at low bias levels. Of the 21 diodes characterized, only four (∼20%) diodes showed highly nonideal double-barrier characteristics. The proportion of the doublebarrier characteristics varied from wafer to wafer in the range of 5%-25%.
The low standard deviation of the single-barrier characteristics indicate an interface anomaly that is evenly distributed across the wafer, e.g., interface traps, point defects, microscopic barrier inhomogeneity, and surface roughness. Table II shows the density range of the major types of extended defects in the active area of the fabricated devices. The defect density values were obtained by physically counting defect sites revealed by KOH etching of the epilayer surface [17] . As can be observed from Table II , the defect density shows a wide statistical distribution across the wafer. The tight parameters distribution observed in the Schottky characteristics (Table I) show that in these diodes, the parameter variation caused by these morphological defects, if any, was small.
On the other hand, the double-barrier characteristics appear sporadically across the wafer, which can be attributed to interface anomaly with a nonuniform spatial distribution, such as surface and bulk crystal defects, as was pointed out in [7] . In this paper, a correlation was found between the presence of stacking faults and the double-barrier characteristics, as shown in the EBIC images in Fig. 1(a) . Similar correlations with the presence of extended defects were also reported in [9] and [10] . In this paper, we exclude the diodes with highly nonideal double-barrier characteristics, and focus on the more common (>80% of the batch) single barrier, high n diodes.
2) Effect of Rapid Thermal Annealing: RTA of the diodes improved the ideality, and a near ideal (n < 1.1) characteristics was achieved at 650°C. The diodes showed near-ideal Schottky behavior up to an annealing temperature of 800°C. The barrier height and ideality factor values obtained following each annealing step is shown in Table I . The results were replicated on eight other wafers that showed interwafer barrier height standard deviation values ranging from 8 to 35 meV.
The ideality factor (n) and the zero-bias barrier height ( IV ) values, determined from the linear region of each characteristic curve after correcting for the series resistance (R s ), are shown in Table I . Fig. 1 shows the J -V characteristics of a representative 250-μm diameter diode after each annealing step. The improvement of ideality with annealing is often attributed to the formation of nickel silicide at the contact interface [14] , [18] .
B. Hysteresis in Nonideal Diode Characteristics 1) I -V Hysteresis:
The I -V characteristics in Fig. 1 were obtained by sweeping the forward bias from 0 to 2 V at 0.02 V steps of 0.1-s interval. As the forward bias sweep direction was reversed, the nonideal diodes (as-deposited and 450°C annealed) showed a change in the slope of the I -V curve. Fig. 2 shows the ideality factor (n) values for the forward and reverse sweep for the as-deposited and 650°C characteristics obtained from the representative 250-μm diameter diode. As shown in Fig. 2(a) , the nonideal diode showed lower ideality factor in the backward sweep. The ideal diodes (after annealing at >650°C), however, did not show any hysteresis [ Fig. 2(b) ]. The ideality factor and barrier height values from forward and reverse sweep measurements on diodes with different postannealing conditions are shown in Table III . The improvement in the ideality during the backward sweep can be attributed to a dynamic carrier trapping effect at the Schottky interface. As will be shown in Section III-C, the interface traps can modulate the Schottky barrier height. During the forward sweep, the diode current gradually increases, neutralizing the trap levels, which renders a bias dependence to the Schottky barrier height. During the reverse sweep, the diode is forced to conduct a high initial current, which provides an early neutralization of the interface traps, altering the bias dependence of the barrier height, which is reflected into the reduced ideality factor. It is, however, important to note that the time frame associated with the bias sweep is in the order of seconds. The interface traps responsible for the nonideality respond to this slow sweep and are, therefore, have very slow emission generation characteristics.
2) C V Hysteresis: The reverse bias CV characteristics ( f = 100 kHz) of the diodes (both ideal and nonideal) did not show any hysteresis. The CV barrier height maintained a constant value irrespective of the postannealing condition. The absence of a reverse CV anomaly supports the argument that the traps involved in causing nonideality are slow traps.
However, under forward bias (Fig. 3) , a hysteresis loop was observed in the CV characteristics of the nonideal asdeposited diodes. The CV curve in the forward sweep showed a capacitance hump [ Fig. 3(a) ] at low dc bias, which disappeared at higher bias levels. The nonideal change in the capacitance is an indication of a change in the interface charge balance with the current level. Again, it is to be noted that the change in capacitance was in response to the bias sweep, not the high frequency small signal. Therefore, conventional In each case, the dotted profile shows the ideal, trapfree characteristics. In the presence of traps, the SCR is narrower, the electric field in the semiconductor is lower, and so is the bending of the energy bands. The net effect is manifested as a lowering of the effective barrier height as compared with the ideal value.
frequency-dependent CV technique cannot be employed to find the density of these traps.
C. Trap-Induced Schottky Barrier Lowering
The dependence of the ideality factor and junction capacitance on the initial diode current, as manifested by the I -V and CV hysteresis, can be explained by the presence of donor-like, positively charged trap centers at the interface. Fig. 4(a) shows the electrostatic charge distribution and electric fields at the interface with and without the interface traps. In the presence of traps, the charge balance can be written as
Here, Q m is the mirror charge on the metal side of the interface, Q t = q N t is the trap sheet charge, where N t is the trap density, and Q SC = q N D W D is the space charge in the bulk of the semiconductor, where N D is the doping and W D is the width of the SCR.
The presence of the positively charged traps at the interface partially shields the electric field at the interface created by the Fermi-level mismatch between the metal and the semiconductor [ Fig. 3(b) ]. As dictated by the Gauss Law, the equilibrium space charge in the semiconductor, in this case, is lower, which is manifested by a narrower SCR (W D ) as compared with the ideal space-charge width (W o D ). As a consequence, the band bending on the semiconductor side, quantified by the built-in potential (V bi ) is reduced. This has the effect of a reduced effective barrier height to the thermionic emission current, which is given by
Here,
During the forward I -V sweep, the current increases with increasing bias and the interfacial traps are gradually neutralized, i.e., Q t in (3) is reduced. This causes a gradual increase in V bi and renders a bias-dependent barrier height, b (V ), which is conventionally described by an n > 1.
During the backward I -V sweep, however, the initial high current (at V a = 2 V) neutralizes a higher density of interface traps, at least a fraction of which remain neutralized during the rest of the sweep (up to 0 V). As a result, the trapping effect is reduced during the backward sweep and a lower ideality factor is obtained.
In the forward CV sweep, the trap-induced lowering of the space-charge width causes an increase of the diode capacitance from its ideal value, resulting in the hump in the CV characteristics. In the backward sweep, at least a fraction of the traps are neutralized, which renders a more typical CV curve.
D. Estimation of the Trap Density
As mentioned in the previous section, the slow characteristics of the traps does not allow the estimation of trap density and the capture cross section by the conventional capacitance method. Nevertheless, from the I -V and CV hysteresis, we can estimate a range of values for the trap density.
As the total interface charge is conserved (4), the amount of trap charge neutralized by the backward sweep (with respect to the forward sweep) can be estimated from the area inside the CV hysteresis loop. For the as-deposited diode [ Fig. 3(a) ], the trap charge is estimated at ∼8 × 10 −14 C, which corresponds to a trap density of ∼8.8 × 10 8 cm −2 . As the backward voltage sweep also renders nonideal I -V characteristics (n = 1.5), the filled trap density determined by CV represents only a fraction of the total trap density.
An estimate of the upper bound of the trap density can be found by comparing the as-deposited I -V characteristics ( Fig. 1 ) with the ideal case described by (1). We consider a simplified case in which the interface trapping is the sole reason for the observed nonideality, although in real diodes, the Schottky barrier inhomogeneity and other nonideal effects will also play a role.
Approximating the sheet charge density at the interface associated with the traps (Fig. 4) with a Dirac delta function, the electric field in the SCR with and without interface traps can be, respectively, determined by solving Poisson's equation
Here, W D is the space-charge width with traps, and W o D is the same in the ideal case (without traps). Using (4), the relation between the two widths are determined from (6a) and (6b) as
The SCR width W D is determined by the energy band bending on the semiconductor side
W D and W o D can be determined from the corresponding built-in potential (V bi ). The V bi for the nonideal diodes is determined from the bias-dependent b (V ) obtained from the experimental I -V characteristics using (1) at each bias level.
On the other hand, a good measure for the V bi corresponding to the trap-free barrier height ( o b ) is the flat-band voltage V FB , the amount of forward bias required to reduce the Schottky barrier to 0 eV. As this condition is achieved at high current levels, regardless of the ideality, it can be assumed that this value (V FB ) is less sensitive to trap effects compared with the zero-bias barrier height ( IV ).
In this paper, we determine V FB directly from the experimental I -V characteristics. It is noted that the applied bias, V a in a forward biased diode is shared between the SCR and the series resistance. The voltage drop across the SCR increases linearly with the applied bias until the energy band flattens out (Fig. 6) . At this point, the SCR voltage saturates at V FB . The SCR voltage (V ) was calculated using the series resistance obtained from a generalized Norde plot [19] .
The estimated V FB (≈1.65 V) showed good correspondence to the V FB value obtained from CV (=1.66 V).
Using the W D and W o D values determined using (7), the interface trap density N t was calculated using (6c). Fig. 6 shows the trap density in the nonideal diode interface as a function of applied voltage. As can be observed in the figure, N t decreases from 10 10 cm −2 at 0.9 V to <10 9 cm −2 at higher voltages, which is only a magnitude higher than the lower bound value obtained from CV hysteresis.
IV. CONCLUSION
In this paper, we discussed the nonideality in as-deposited Ni/4H-SiC Schottky I -V characteristics in relation to the experimental observation of I -V and CV hysteresis in forward bias. The hysteresis indicated the presence of high density of electron traps at the Schottky interface with a uniform distribution across the wafer. The traps, being positively charged, altered the SCR in the semiconductor, and presented a lower effective Schottky barrier to thermionic emission. The forward conduction current was found to neutralize the traps, rendering a bias dependence to the trap density, which, in turns, modulated the Schottky barrier height. Assuming the traps to be a positive sheet charge at the interface, Poisson's equation was solved and the trap density was determined to be 10 8 ∼ 10 10 cm −2 .
The diodes were annealed at 450°C and 650°C to observe the effect of contact anneal on the diode nonideality. Annealing at 650°C, however, produced near-ideal (n ∼ 1.08) diode characteristics with no trap-induced hysteresis. It was postulated that the interface reaction between Ni and Si consumed the interface trap layer and rendered the ideal characteristics. 
